Logic Modeling of PLA Faults

Invalid Date

Even though functional modeling of PLAs is more efficient, logic model has the advantage of being analyzable by conventional gate level tools like simulators and test generators. This advantage is significant when the PLA is embedded within the logic of a chip. This paper shows modeling of stuck, cross-point, and bridging faults of a PLA in such a way that each fault is represented by a stuck fault in the logic circuit.